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High-level synthesis (HLS) has received significant attention in recent years for improving programmability of
FPGAs. One could raise the level of abstraction further by using domain-specific languages (DSLs), improving
productivity and performance simultaneously. PolyMage is a domain-specific language and compiler for image
processing pipelines. Its PolyMage-HLS backend translates an input expressed as a DAG of image processing
stages through the DSL into an equivalent circuit that can be synthesized on FPGAs, while leveraging an HLS
suite.
The power and area savings while performing arithmetic operations on fixed-point data type are well
known to be significant over using floating-point data type. PolyMage-HLS stores data at each stage of a
pipeline using a fixed-point data type (α , β) where α and β denote the number of integral and fractional bits.
The integral bitwidth (α ) requirement at a pipeline stage can be inferred from its range. In this paper, we first
propose an interval-arithmetic based range analysis algorithm to estimate the number of bits required to store
the integral part of the data at each stage of an image processing pipeline. The analysis algorithm uses the
homogeneity of pixel signals at each stage to cluster them and perform a combined range analysis. Secondly,
we propose a software architecture for easily deploying any kind of interval/affine arithmetic based range
analyses in the DSL compiler. Thirdly, we show that interval/affine arithmetic based techniques fail to take
into account correlated computations across stages and hence could lead to poor range estimates. These errors
in range estimates accumulate across stages, especially for iterative programs, such as Horn-Schunck Optical
Flow, resulting in estimates nearly unusable in practice. Then, we propose a new range analysis technique
using Satisfiability Modulo Theory (SMT) solvers, and show that the range estimates obtained through it are
very close to the lower bounds obtained through profile-driven analysis. Finally, for estimating fractional
bitwidth (β) requirement at each stage of the pipeline, we propose a simple and practical heuristic search
algorithm, which makes very few profile passes, as opposed to techniques such as simulated annealing used in
prior work. The analysis algorithm attempts to minimize the number of fractional bits required at each stage
while preserving an application-specific quality metric. We evaluated our bitwidth analysis algorithms on four
image processing benchmarks listed in the order of increasing complexity: Unsharp Mask, Down-Up Sampling,
Harris Corner Detection and Horn-Schunck Optical Flow. The performance metrics considered are quality,
power and area. For example, on Optical Flow, the interval analysis based approach showed an 1.4× and 1.14×
improvement on area and power metrics over floating-point representation respectively; whereas the SMT
solver based approach showed 2.49× and 1.58× improvement on area and power metrics when compared to
interval analysis.
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1 INTRODUCTION
Field-Programmable Gate Arrays (FPGAs) are suitable for accelerating computations from several
domains such as image processing, computer vision, and digital signal processing. When a lower
or customized precision is desired, FPGAs are often expected to perform better than accelerators
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such as GPUs with respect to performance delivered per unit of energy consumed. When an image
processing pipeline such as Harris Corner Detection (HCD) (cf. Figure 1 and Table 1), is implemented
on a CPU or a GPU, a programmer is bound to choose a pre-defined data type such as float, int,
or short owing to the underlying architectural constraints. In order to avoid arithmetic overflows,
the data types have to be chosen conservatively through over-estimation. This leads to a wastage
of memory, and hence memory bandwidth, at all levels of the hierarchy; furthermore, additional
energy is consumed both due to data transfer and the higher precision in which the arithmetic is
performed. On the other hand, on FPGAs, it is possible to use variable length fixed-point data types
to represent the data produced and consumed at various stages of an image processing pipeline.
This saves chip area and the power consumed by the hardware design due to the reduced precision
and internal routing logic. The other natural outcome is a better utilization of available on-chip
memory resources.
Although, FPGAs fare extremely well on the performance per watt metric, their programmability
has been a major hindrance in adoption. The reliance on hardware description languages (HDLs)
such as Verilog and VHDL makes it extremely cumbersome for a wider programmer audience.
High-Level Synthesis (HLS) tools, which map C, C++ code into equivalent hardware designs by
generating HDL code automatically, have thus gained significant attention in the past decade. The
quality of designs generated by a HLS compiler often depend on the analysis techniques employed.
Many times programmers put in substantial effort to drive a HLS tool to generate a hardware
design of their choice using suitable pragma annotations or code rewriting. There have been efforts
to further raise the level of abstraction — from using imperative languages such as C, C++ to
domain-specific languages (DSLs) — giving rise to the term, ultra high-level synthesis; Bacon et
al. [3] provide a comprehensive survey. DSLs not only improve programmer productivity but also
exploit the richer information from the underlying algorithm. This facilitates compilers to generate
better code or hardware designs using relatively simple program analysis techniques.
1.1 DSLs for Image Processing Pipelines
An image processing pipeline can be viewed as a directed acyclic graph (DAG) of computational
stages. Each stage transforms an input image form into an output image form to be consumed
by the subsequent stages in the pipeline. The class of computations at each stage are simple data
parallel operations applied on all image pixels such as point-wise and stencil computations. Figure 1
shows the computational DAG associated with the Harris Corner Detection (HCD) benchmark. As
the name indicates, HCD is a corner detection algorithm, commonly used in computer vision space.
Table 1 shows the computations at each stage of the DAG. The source code for HCD benchmark in
PolyMage DSL, whose compiler infrastructure we use in this paper, can be obtained at the PolyMage
GitHub repository [26]. If the computations in HCD are expressed in C/C++, then there will be a
two dimensional loop associated with each stage of the DAG. Further, these loops occur in some
topologically sorted order of DAG nodes. Thus, the rich structure in the application gets lost in
the resulting C/C++ code. For example, it is hard to infer that pixels output from one stage can be
streamed to the following stage and the following stage can start computations once it receives
enough number of pixels. This observation leads to an extremely efficient pipelined hardware
architecture for the whole computational DAG and is exploited in PolyMage-HLS compiler as in
other DSL compilers for FPGAs. In this paper, we use the fact that it is easy to infer the computations
on pixels at each stage of the DAG and further these computations are applied homogeneously on
all the pixels at the corresponding stage, to arrive at efficient range analysis algorithms based on
interval arithmetic and Satisfiability Modulo Theory (SMT) solvers. It would be almost impossible to
do this if the design is expressed directly in Verilog/VHDL; and probably require complex program
analysis if we have to to achieve this on C/C++ programs as is the case in HLS frameworks.
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1.2 Problem Description and Contributions
The data at each stage of an image processing pipeline is represented using a parametric fixed-point
data type (α , β), where α and β denote the number of bits used to represent integral and fractional
parts. The objective is to minimize α and β at each stage while maintaining an application specific
quality metric. The optimal value of α at a stage depends on the range of values produced; whereas
the optimal value of β depends on how precision impacts the quality metric.
Range analysis which is required for estimating the integral bitwidth requirement is a well
studied problem in literature. There are several works based on variants of interval and affine
arithmetic [7, 18, 20, 31, 35, 37]. The benchmarks considered in these works, such as FIR filter,
Discrete Cosine Transform, Polynomial Evaluation etc. are mainly from the signal processing
domain and their code size and complexity is small. These techniques are not easily adaptable for
image processing pipelines when expressed in Verilog/VHDL, HLS C/C++ etc. due to the large
number of pixel signals present at each stage and multiple such stages in an application.
The first main contribution of our paper is an interval arithmetic based range analysis technique
in the DSL compiler which exploits the fact that the computations on all the pixels at a given stage
is homogeneous to do a combined range analysis. The second main contribution of our paper is
a range analysis framework in the DSL compiler wherein any interval and affine arithmetic-like
analysis can be incorporated with ease.
Apart from interval arithmetic based approaches, which cannot handle certain kind of operations
like divisions, techniques using powerful SMT solvers have been proposed in the literature [17].
However, they are applied on extremely small benchmarks involving 2 to 3 equations. The third
main contribution of this paper is that, we propose a range analysis technique using SAT solvers
and apply it on large benchmarks such as Optical Flow involving few tens of DAG stages not to
speak of large number of pixel signals and complex computations in the DAG structure. This is
primarily possible because our analysis is based on the DSL specification of the benchmark as
against a HDL or C/C++ specification. Further, we show that in iterative algorithms such as Optical
Flow, conservative estimates of interval analysis will have a debilitating effect with the increase
in the iterations making them unusable in practice; and we have to resort to SMT solvers to get
accurate range estimates.
The fourth main contribution of this paper is a simple greedy heuristic search technique for
precision analysis to determine the number of bits required for representing fractional bits at each
stage of the pipeline. Finally, we present a thorough experimental study comparing the effectiveness
of interval, SMT solver and profile guided approaches with respect to power, area and speed on
large image processing benchmarks. We would like to highlight that all the previous studies involve
very small benchmarks.
We implement and evaluate our automatic bitwidth analysis approach in PolyMage compiler
infrastructure [6, 23]. With the PolyMage DSL, FPGAs are targeted by first generating High-Level
Synthesis (HLS) code after a realization of several transformations for parallelization and reuse; the
HLS code is subsequently processed by a vendor HLS suite (Xilinx Vivado in the case of PolyMage).
There have been several recent DSL efforts that target FPGAs for image processing; these include
Darkroom [12], Rigel [13], Halide [28], HIPAcc [39] and PolyMage-HLS [6]. While these works
have addressed several challenges in compiling DSL to FPGAs, none of them have studied the issue
of exploiting application-dependent variable fixed-point data types for power and area savings.
HiPAcc goes to the extent of providing pragmas for specifying bitwidths of variables, but no
automatic compiler support for it.
The rest of this paper is organized as follows. Related work is discussed in Section 2 and the
necessary background is provided in Section 3. Section 4 presents in detail the main contributions
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Fig. 1. DAG representation of the Harris
Corner Detection (HCD) algorithm.
Stage Computation
Ix
1
12
[ −1 0 1−2 0 2−1 0 1 ]
Iy
1
12
[ −1 −2 −1
0 0 0
1 2 1
]
Ixx Ix (i, j) Ix (i, j)
Ixy Ix (i, j) Iy (i, j)
Iyy Iy (i, j) Iy (i, j)
Sxx A =
[ 1 1 1
1 1 1
1 1 1
]
Sxy A
Syy A
det Sxx (i, j) Syy (i, j) − Sxy (i, j) Sxy (i, j)
trace Sxx (i, j) + Syy (i, j)
Harris det (i, j) − 0.04 trace (i, j) trace (i, j)
Table 1. Summary of computations in HCD benchmark.
of this paper. Experimental evaluation is presented in Section 5 and conclusions are presented in
Section 6.
2 RELATEDWORK
Besides PolyMage [23], Rigel [13], Darkroom [12], HIPAcc [21], and Halide [29] are other recent
domain-specific languages (DSL) for image processing pipelines. Among them, PolyMage, Rigel,
HIPAcc, and Darkroom compilers can generate hardware designs targeting FPGAs, and none of
these currently optimize designs using bitwidth analysis.
There are several works on bitwidth estimation in digital signal processing applications [7, 18,
32, 35, 37]. However, these techniques are not scalable and can only be applied to small circuits
like low degree polynomial multiplications, 8x8 discrete cosine transform computation etc. which
contain very few signals in the order of 10s and 100s. Whereas the techniques proposed in this
paper exploits both the image processing domain and the PolyMage-HLS compilation framework
to do interval analysis on large image processing pipelines wherein each pixel at every stage of the
pipeline constitutes a signal. Further, there are a class of iterative algorithms such as optical flow
wherein errors in range estimation accumulate across iterations making the analysis in essence
useless. In this work, we show how we can use SMT solvers to get accurate range estimates and thus
contain errors across iterations. Kinsman and Nicolici [17] proposed a SMT solver based approach,
however, they evaluated their approach on small signal processing applications involving less than
10 signals. The SMT solver based approach proposed in the current work handles large image
processing applications which are iterative in nature with potentially thousands of pixel signals
being processed in each iteration.
Usually, range analysis (integer bits) and precision (fraction bits) analysis are performed sep-
arately. For precision analysis, there are heuristic search [24, 35] based approaches which try to
minimize circuit area and power while satisfying constraints on Signal-to-Noise ratio. The time
complexity of these algorithms is usually very high and hence impractical to use in large image
processing pipelines. Whereas, the greedy heuristic algorithm we proposed in this paper runs in
linear time with respect to the number of stages present in the image processing pipeline and is
independent of the image dimensions. Overall, ours is the first extensive study on the application
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Fig. 2. PolyMage high-level compilation for FPGAs.
of practical range and precision analyses in image processing applications, and their impact on
power and area savings.
Mahlke et al. [20] proposed a data flow analysis based approach for bitwidth estimation of integral
variables in the PICO (Program-in Chip-out) system for synthesizing hardware from loop nests
specified in C. Along the same lines, Gort and Anderson [10] proposed a range analysis algorithm
in the LegUp HLS tool. Their range analysis algorithm is designed over the LLVM intermediate
representation and is implemented as an LLVM analysis pass. On the other hand, the interval
arithmetic based range analysis algorithm we will propose works at the DSL level and furthermore,
the proposed compilation framework permits the usage of any other range analysis algorithm
nearly in a plug-and-play manner; this can otherwise require significant effort in order to make it
into a compiler analysis pass.
The integral bitwidth analysis algorithm due to Budiu et al. [5] is similar to the previous work
but uses a different data flow analysis formulation. Stephenson et al. [31] performs integer bitwidth
analysis through range propagation, again using a data flow analysis framework. Tong et al. [33]
proposed the usage of variable bitwidth floating-point units, which can save power for applications
that do not require the full range and precision provided by the standard floating-point data type.
Sampson et al. [30] proposed EnerJ, an extension to Java that supports approximate data types and
computation. However, fixed-point data types and the associated approximate operations are not
considered in EnerJ. On the contrary, PolyMage DSL can be enhanced by using the approximate
data types as proposed by EnerJ.
Approximate computing has a rich body of literature [11, 22, 36]. However, our context of
domain-specific automatic HLS compilation is unique. Depending on the output quality and the
application in question, our approach could either be seen as exploiting customized precision or
leveraging approximate computing. In addition to customized precision, we can potentially use
approximate arithmetic operations [15, 19] in the various stages of computation.
3 BACKGROUND
In this section, we briefly explain the architecture of the PolyMage-HLS compilation framework;
and further introduce the basics of interval and affine arithmetic necessary to understand how
range analysis techniques based on them can be seamlessly integrated into our PolyMage-HLS
compiler.
3.1 PolyMage DSL and Compilation Framework
In this paper, we use the PolyMage DSL and its compiler infrastructure to implement and evaluate
our automatic bitwidth analysis approach. The PolyMage compiler infrastructure, when it was first
proposed [23], comprised an optimizing source-to-source translator that generated OpenMP C++
code from an input PolyMage DSL program. Chugh et al. [6] developed a backend for PolyMage
targeting FPGAs by generating HLS C++ code. The generated C++ code is translated into a hardware
design expressed in a Hardware Description Language (HDL) such as VHDL or Verilog using High
Level Synthesis compiler. Figure 2 shows the entire design flow using the PolyMage-HLS compiler
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and Xilinx Vivado tool chain. For syntactic details and code examples, we refer the reader to the
PolyMage webpage [27].
3.2 Interval and Affine arithmetic
With interval analysis, one estimates the range of an output signal z ← f (x ,y) based on the
range of the input signals x and y, and the function f . For example, if the range of x and y are
[x ,x] and [y,y] respectively, and z ← x + y, then the range of z is [x + y,x + y]. Such range
estimation functions have to be defined for different operations that are applied iteratively to obtain
the ranges of different intermediate and output signals involved in the computation. Although
interval arithmetic is simple and easy to use in to practice, it suffers from the problem of range
over-estimation. For example, if the range of a signal x is [5, 10], then the interval arithmetic
estimates the range of the expression x − x as [−5, 5] whereas the actual range is [0, 0]. This is due
to the fact that the interval arithmetic ignores the correlations between the operand signals if there
were any.
With affine arithmetic analysis, a signal x is represented in an affine form as x = x0 +
∑n
i=1 xiϵi
where ϵi ∈ [−1, 1] are interpreted as independent noise signals and their respective coefficients
xi ’s are treated as the weights associated with them. The interval of the signal x from its affine
form can be inferred as [x0 − r ,x0 + r ] where r = ∑ni=1 |xi |. The addition and subtraction operations
on two input signals is defined as z = x ± y = (x0 ± y0) +∑ni=1 (xi ± yi ) ϵi and yields the resulting
signal in its affine form. The correlation between the signals x and y is captured by sharing the
independent noise signals ϵi , 1 ≤ i ≤ n in their affine forms either partially or totally. Now, when
we perform a computation x − x by considering the signal x in its affine form, the resulting range
will be zero as against the over-estimated range which we get in interval arithmetic analysis. Thus
the techniques based on affine arithmetic arrive at better bounds when compared with interval
analysis based techniques by taking into account cancellation effects in computations involving
correlated signals. However, note that if the operation is multiplication, then the resulting signal
contains quadratic terms and hence has to be approximated to an affine form. A detailed discussion
on affine arithmetic analysis is beyond the scope of this paper and we recommend the reader to
Stolfi and Figueiredo [32] for the same.
4 BITWIDTH ANALYSIS
In this section, we present the main technical contributions of this paper which are summarized
below.
(1) A simple interval arithmetic based range analysis algorithm illustrating how DSLs facilitate
practical and efficient program analysis techniques when compared with C/C++ kind of
languages (Section 4.2).
(2) A software architecture for range analysis in DSL compilers in which variants of interval
and affine arithmetic based approaches can be easily deployed (Section 4.3).
(3) An SMT solver based approach for range analysis which substantially improves the accuracy
of range estimates and contains the propagation of estimation errors across iterations. Again,
such an SMT solver based approach would have been hard to realize if not for the DSL
compiler framework (Section 4.4).
(4) A profile driven approach for range analysis (Section 4.5).
(5) A greedy heuristic search technique for precision estimation (Section 4.5.2).
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4.1 Variable Width Fixed-Point Data Types
A fixed-point data type is specified by a tuple (α , β) where α and β denote the number of bits
allocated for representing the integral and fractional parts respectively. The total bitwidth of
the data type is α + β . The decimal value associated with a fixed-point binary number x =
bα−1 . . .b0.b−1 . . .b−β depends on whether it is interpreted as an unsigned integer or a two’s
complement signed integer, and is given as follows:
value(x) =
{∑α−1
i=−β 2
ibi unsigned
−2α−1bα−1 +∑α−2i=−β 2ibi 2’s complement.
This gives us the ranges [0, 2α − 2−β ] and [−2α−1, 2α−1 − 2−β ] for unsigned and signed fixed-point
numbers respectively. The parameter α gives the range of values that can be represented and the
parameter β indicates that the values in the range can be represented at a resolution of 2−β . Hence,
the range and precision can be improved, by increasing α and β respectively. In this paper, we
overload the term precision to also mean the entire data type (α , β), and this can be disambiguated
based on context.
Fixed-point data types are useful in image processing applications where the range of values
produced during computations is usually limited and the precision requirements are less demanding
when compared to many other numerical algorithms. The data type (range and precision) require-
ment at a stage depends on the input data type and the nature of local computations carried out at
that particular stage. Further, overflows during computations can be addressed by using saturation
mode arithmetic instead of the conventional wrap around arithmetic operations performed in CPUs
and GPUs. The complexity of arithmetic operations on fixed-point data type (α , β) is very similar
to that of integer operations on bitwidth α + β .
4.2 Range (α) Analysis Algorithm
The number of integer bits required at a stage I denoted as αI is a direct function of the bitwidth
of the input data and the operations it performs on them. The input data here refers to the data
supplied to the stage by its predecessor stages in the DAG. Further, the computations on the pixel
signals at each stage of DAG are identical and hence their corresponding ranges would be the same.
This information is implicitly provided by a PolyMage DSL program and is hard to elicit from C
like programs. We use this insight to group all the pixel signals at a stage and perform a combined
range analysis using interval arithmetic. If the range of the data produced at a stage is [x ,x], then
the number of integral bits αI required to store the data without overflow is as follows:
α =
{
max(⌈log2(⌈|x |⌉)⌉, ⌈log2(⌊|x |⌋ + 1)⌉) + 1 if x < 0
⌈log2(⌊x⌋ + 1)⌉, otherwise.
The number of fractional bits βI required at a stage depends on the application-specific error
tolerance or quality metric, and we propose a profile-driven estimation technique in Section 4.5.
The range analysis algorithm iterates over the stages of a DAG in a topologically sorted order.
At each stage, an equivalent expression tree for the computations (point-wise or stencil) is built.
Then the range of the pixel signals is estimated by recursively performing interval arithmetic on
the expression tree using one of following five interval arithmetic rules.
(1) z = x + y : [z, z] = [x + y,x + y]
(2) z = x − y : [z, z] = [x − y,x − y]
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(3) z = x ∗ y : [z, z] = [t1, t2] where
t1 = min(xy,xy,xy,xy) and
t2 = max(xy,xy,xy,xy).
(4) z = x/y :[z, z] = [x ,x] ∗ [1/y, 1/y] if 0 < [y,y]
(5) z = xn
(a) n is odd: [z, z] = [xn ,xn]
(b) n is even : [z, z] = [xn ,xn] if x ≥ 0
= [xn ,xn] if x < 0
= [0,max{xn ,xn}] otherwise
4.3 Bitwidth Analysis Compilation Framework
The interval arithmetic based range analysis algorithm proposed in the previous section uses the
fact that all the pixel signals in each stage of an image processing DAG are homogeneous in nature
and groups them to do a combined range analysis. However, other analysis techniques such as
those based on affine arithmetic cannot be applied on the DSL level programs in the same fashion.
In this section, we show how interval and affine arithmetic based range analysis techniques can be
deployed with ease in the PolyMage compilation framework.
Recall that the PolyMage-HLS compiler translates a DSL program into C++ code which the
Xilinx Vivado HLS compiler synthesizes into an equivalent circuit for a target FPGA. For example,
Listing 1 depicts the C++ code generated by the PolyMage-HLS compiler when Sobel-x filter is
applied on an input image. The generated C++ program can be run in a purely simulation mode
after compilation on any processor by providing test input images as stimulus. It can be noted
from the Listing 1, that the data type of the stream, line and window buffers are parameterized by
the type typ. It can be a float or any fixed-point data type (α , β). During the hardware synthesis
or in the simulation mode, using the C++ polymorphism feature, corresponding libraries for the
arithmetic operations will be invoked based on the operand types. Now, the parameter typ can
also be set to an interval type which is defined in a suitably chosen interval analysis library. If
the generated C++ program contains a statement x = y + z, then depending on the type of the
variables x , y and z (like float, ia-type, aa-type etc.), appropriate addition operation will be invoked.
For example, in order to perform affine arithmetic analysis on the Sobel-x program, using the Yet
Another Library for Affine Arithmetic (YalAA) [16], all we have to do is to define the parameter
typ appropriately as depicted in Listing 2. When we run the generated C++ program with this
data type definition, the value associated with each pixel in each stage of the pipeline DAG is its
affine signal value which contains the base signal and the coefficients for the noise variables. From
this the range of every pixel can be derived as explained before. If the data type corresponds to
interval arithmetic, then the value associated with each pixel is an interval. Using this approach,
any kind of interval analysis technique can be deployed in the PolyMage-HLS compiler easily
without re-architecting the analysis backend.
In the next section, we show how interval arithmetic based techniques can fare really poorly if
the benchmarks contain certain kinds of computational patterns; we use an Optical Flow algorithm
as an example. We then propose our new range analysis technique using SMT solvers.
4.4 Range Analysis using SMT Solvers
Range analysis algorithms based on interval or affine arithmetic variants have limitations in
capturing the correlations between computations (refer Section 3). For example, consider the
Optical Flow benchmark, whose DAG and computations at each stage of the DAG are given in
the Figure 3 and Table 2 respectively. Consider the point-wise stage Commonx where each pixel is
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Listing 1. Auto-generated restructured HLS code
for Sobel-x.
1 # i n c l u d e < h l s _ s t r e am . h>
2 # i n c l u d e <ma l l o c . h>
3 # i n c l u d e <cmath >
4 # i n c l u d e < a r i t h . h>
5
6 void s ob e l _ x ( h l s : : s tream <typ> &
img ,
7 h l s : : s tream <typ> &
sobe l _ x_ou t )
8 {
9 const in t _ c t 0 = ( 2 + R ) ;
10 const in t _ c t 1 = ( 2 + C) ;
11 h l s : : s tream <typ> Ix_ou t _ s t r e am ;
12 h l s : : s tream <typ> img_Iy_s t ream ;
13 typ I x _ img_LBu f f e r [ 3 ] [ _ c t 1 ] ;
14 typ Ix_img_WBuffer [ 3 ] [ 3 ] ;
15 typ I x_ img_Coe f f [ 3 ] [ 3 ] ;
16
17 / ∗ Code f o r S ob e l −x s t a g e
f o l l o w s . ∗ /
18 }
Listing 2. Type definitions for Affine and Interval
Analysis.
1 // Switch for Affine analysis
2 #ifdef AFFINE
3 #include <yalaa.hpp >
4 typedef yalaa:: aff_e_d typ;
5 #endif
6 // Switch for Interval analysis
7 #ifdef INTERVAL
8 #include <Easyval.hpp >
9 typedef Easyval typ;
10 #endif
computed as follows:
Commonx (i, j) = Ix (i, j)
Denom(i, j) .
The second column in Table 3 represents the ranges inferred at various stages of the Optical Flow
benchmark using interval analysis. The ranges obtained using affine analysis are also very similar
with no change in bitwidth estimates. We observe that the range at Commonx stage is inferred as
[−21.25, 21.25] and hence requires 6 integral fixed-point bits. This range is obtained by dividing
the range of Ix with the range of Denom, which are [−85, 85] and [4, 14454] respectively. However,
if we symbolically expand the computation at the stage Commonx , then we obtain the following
formula:
Commonx (i, j) = Ix (i, j)
α2 + Ix (i, j)Ix (i, j) + Iy (i, j)Iy (i, j) . (1)
Now, we observe that the pixel signal Ix (i, j) is present both in the numerator and denominator.
Since α = 2, the RHS in Equation (1) is equivalent to xx 2+a for some a ≥ 4. Figure 5 shows the plot
of the function xx 2+a for various values of a. We can analytically determine the absolute values of
the maximum and minimum of that function to be less than one. Both interval and affine arithmetic
analysis fail to arrive at this conclusion. We address this issue using an SMT solver based range
analysis approach. The basic idea is to build a constraint system involving the variables Ix (i, j),
Iy (i, j) and Commonx (i, j). The constraint system consists of range constraints on variables Ix (x ,y)
and Iy (i, j), that are inferred through interval analysis, and an equality constraint as specified in the
Equation (1). To this base constraint system, we add a parametric constraint Commonx (i, j) > UB,
UB being the parameter. For a given value ofUB, if the constraint system has no solution, then we
know that the maximum value of Commonx (i, j) is bounded by UB. We use this idea to arrive at
a tight upper bound using a binary search algorithm. The upper bound estimate need not be too
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Fig. 3. DAG representation of the Horn-
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Stage Computation
It imд1 (i, j) − imд2 (i, j)
Ix
1
12
[ −1 0 1−2 0 2−1 0 1 ]
Iy
1
12
[ −1 −2 −1
0 0 0
1 2 1
]
Ixx Ix (i, j) Ix (i, j)
Iyy Iy (i, j) Iy (i, j)
denom α2 + Ixx (i, j) + Iyy (i, j)
Commonx
Ix (i, j)
Denom(i, j)
Commony
Iy (i, j)
Denom(i, j)
V 0x −It (i, j)Commonx (i, j)
V 0y −It (i, j)Commony (i, j)
Av0x A =
1
4
[ 0 1 0
1 0 1
0 1 0
]
Av0y A
Common0 Ix (i, j)Av0x (i, j) + Iy (i, j)Av0y (i, j) + It (i, j)
V 1x Av
0
x (i, j) −Common0(i, j)Commonx (i, j))
V 1y Av
0
y (i, j) −Common0(i, j)Commony (i, j))
Table 2. Summary of computations in the Optical Flow algo-
rithm.
Table 3. Comparison of range estimates using interval analysis and SMT solver based approach for the Optical
Flow benchmark. Integral bitwidths (α IA and αZ3RA) derived from the range estimates are also provided. The
fractional bitwidth estimates (β) from profile-guided heuristic search are also provided for completeness.
Stage Interval Analysis Z3RA Analysis β -Bitwidth
α IA-Range α IA-Bitwidth Z3RA-Range Z3RA-Bitwidth
Img1, Img2 (0, 255) 8 (0, 255) 8 0
It (−255, 255) 9 (−254.87, 254.99) 9 0
Ix ,Iy (−85, 85) 8 (−84.91, 84.88) 8 9
Ixx ,Iyy (0, 7225) 14 (0, 7210.01) 13 3
Denom (4, 14454) 15 (4, 14423.97) 14 3
Commonx ,
Commony
(−21.25, 21.25) 9 (−0.22, 0.19) 1 9
V0x ,V0y (−5418.75, 5418.75) 8 (−56.09, 56.07) 7 8
Avg0x ,Avg0y (−5418.75, 5418.75) 7 (−56.09, 56.07) 7 8 
(staдe1)
Common0 (−921443, 921443) 13 (−9778.67, 9781.98) 14 3
V1x ,V1y (−1.95861 ∗ 107, 1.95861 ∗ 107) 13 (−103.10, 102.41) 9 7
Avg1x ,Avg1y (−1.95861 ∗ 107, 1.95861 ∗ 107) 10 (−158.54, 158.00) 9 9 
(staдe2)
Common1 (−3.32964 ∗ 109, 3.32964 ∗ 109) 18 (−22464.30, 22471.98) 16 4
V2x ,V2y (−7.07743 ∗ 1010, 7.07743 ∗ 1010) 18 (−295.04, 294.35) 10 8
Avg2x ,Avg2y (−7.07743 ∗ 1010, 7.07743 ∗ 1010) 18 (−295.04, 294.35) 10 9 
(staдe3)
Common2 (−1.20317 ∗ 1013, 1.20317 ∗ 1013) 25 (−39349.61, 39363.12) 17 5
V3x ,V3y (−2.55743 ∗ 1014, 2.55743 ∗ 1014) 25 (−492.36, 491.17) 10 9
Avg3x ,Avg3y (−2.55743 ∗ 1014, 2.55743 ∗ 1014) 25 (−492.36, 491.17) 10 9 
(staдe4)
Common3 (−4.34763 ∗ 1016, 4.34763 ∗ 1016) 33 (−64412.09, 64434.17) 17 7
V4x ,V4y (−9.24127 ∗ 1017, 9.24127 ∗ 1017) 33 (−794.02, 792.90) 11 9
accurate as long as it does not affect the corresponding bit width estimates. A similar approach is
adopted to determine the lower bound too.
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We observe from the following recurrence relations that a bad estimate in the bitwidth of stages
Commonx and Commony has a cascading effect on the bitwidth estimates of stages V kx , V ky , Avkx ,
Avky and Commonk for any k ≥ 0:
V 0x (i, j) = −It (i, j)Commonx (i, j)
V 0y (i, j) = −It (i, j)Commony (i, j)
Avkx (i, j) =
1
4

0 1 0
1 0 1
0 1 0
 ⊛

V kx (i − 1, j − 1) V kx (i − 1, j) V kx (i − 1, j + 1)
V kx (i, j − 1) V kx (i, j) V kx (i, j + 1)
V kx (i + 1, j − 1) V kx (i + 1, j) V kx (i + 1, j + 1)

Avky (i, j) =
1
4

0 1 0
1 0 1
0 1 0
 ⊛

V ky (i − 1, j − 1) V ky (i − 1, j) V ky (i − 1, j + 1)
V ky (i, j − 1) V ky (i, j) V ky (i, j + 1)
V ky (i + 1, j − 1) V ky (i + 1, j) V ky (i + 1, j + 1)

Commonk (i, j) = Ix (i, j)Avkx (i, j) + Iy (i, j)Avky (i, j) + It (i, j)
V k+1x (i, j) = Avkx (i, j) −Commonk (i, j)Commonx (i, j)
V k+1y (i, j) = Avky (i, j) −Commonk (i, j)Commony (i, j).
The stages Avkx and Avky are stencil stages which average the values from the stages V kx and V ky
respectively. Hence, any bitwidth overestimates at the stages V kx and V ky will be directly passed
down to the stagesAvkx andAvky . These in turn will be reflected in the bitwidth estimate of the stage
Commonk (i, j). Finally, while estimating the bitwidth at the stage V k+1x (i, j) , the bitwidth estimate
errors of the stages Commonk (i, j) and Commonx (i, j) add-up linearly. Similar is the case for the
stage V k+1y (i, j). We observe from Table 3 and Figure 4 as to how bitwidth estimates explode with
each stage using interval analysis, while they are contained using SMT solver based approach. In
the next section, we provide a more detailed description of our SMT-based range analysis algorithm
called Z3RA.
4.4.1 Z3RA Algorithm. The range of a pixel signal Si j at a stage S of the input DAG depends on
the pixel signals from the predecessor stages. Let Dep(Si j ) denote the pixel signals from the input
stages on which Si j is dependent, i.e.,
Dep(Si j ) = { I (k, l) | I is an input stage and Si j depends on the (k, l)th pixel of I .}
Then we can compute Dep(Si j ) by applying one of the following three cases recursively:
(1) S is an input stage with no predecessors. Then Dep(Si j ) = {Si j }.
(2) S is a point-wise stage. Then
Dep(Si j ) =
⋃
P ∈Predecessor (S )
Dep(Pi j )
where Predecessor (S) is the set of immediate predecessors of stage S .
(3) S is a stencil stage. A stencil stage has only one predecessor stage. Let P be the predecessor
stage of S and
Pˆ = { (k, l) | Si j depends on Pkl }.
Then,
Dep(Si j ) =
⋃
(k,l )∈Pˆ
Dep(Pkl ).
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The algorithmic plan is to take pixel signal Si j and express its computation using the signals
from the set Dep(Si j ). The set of equations which leads to its computation defines a constraint
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system. We augment this constraint system by adding interval constraints on input pixel signals
from Dep(Si j ). In order to estimate the upper bound, we add a constraint Si j > UB whereUB is a
large enough constant, and check if there is a solution. If there is no solution, thenUB is in fact an
upper bound on Si j . We continue to tighten the upper bound using binary search until it reaches a
stage where any further improvement results in no bitwidth savings.
Although the proposed algorithmic plan is theoretically sound, in practice, there will be an
explosion in the number of variables in the constraint system due to the presence of stencil stages
in the computational paths. For example, if an input is supplied to a stage S through a pipeline path
in the DAG that consists of k stencil stages such as Avx (cf. Table 2), then the number of variables
in the constraint system grows quadratically, i.e., |Dep(Si j | = θ (k2). Even the state-of-the-art SMT
solvers may not be able to solve such large constraint systems using reasonable computational
power. Figure 6 illustrates this scenario. Here, I is the input image, stages S1 and S2 are two 3x3
stencil stages. A pixel in stage S2 depends on 9 pixel signals from S1 which in turn leads to a
dependence on 25 pixel signals from input I .
We circumvent this explosion of variables in the constraint system by limiting the expansion of
computation at a stencil stage. Towards this, we define a new function D̂ep(Si j ) as follows.
(1) If S is an input stage with no predecessors, D̂ep(Si j ) = {Si j }.
(2) If S is a point-wise stage,
D̂ep(Si j ) =
⋃
P ∈Predecessor (S )
D̂ep(Pi j )
where Predecessor (S) is the set of immediate predecessors of stage S .
(3) If S is a stencil stage,
D̂ep(Si j ) = {Si j }.
For example, in the optical flow benchmark, while computing D̂ep(Commonx ), the recursion termi-
nates with the stencil stages Ix and Iy . The range at stencil stages is estimated using simple interval
analysis. In the constraint system associated with the range estimation of the stage Commonx , we
use the range constraints which are already derived on the pixel signals from stages Ix and Iy . Thus
we contain the number of variables in the constraint system from growing exponentially.
To summarize, we consider the nodes in the DAG in a topologically sorted order. We estimate the
range at a stencil stage using a simple interval analysis. And at a point-wise stage S , we construct a
pruned computational DAG wherein the stage S acts as a sink and the source nodes are either input
stages or stencil stages from which there exists a stencil-free path to stage S . Then, the computation
of a pixel signal from stage Si j is expressed using pixel signals from the source and intermediate
nodes. This set of equations acts as a base constraint system to which we add the range constraints
on the source pixel signals from the set D̂ep(Si j ). Then we search for a tight lower bound constraint,
LB ≤ Si j , and an upper bound constraint, Si j ≤ UB, using binary search, leading to a range estimate
Si j ∈ [LB,UB].
In the next section, we present a profile-driven analysis that provides a lower bound on the
bitwidth estimates, and show in the experimental results section, that the bitwidth estimates derived
from the SMT solver based approach match the lower bounds provided by profile-driven analysis.
4.5 Profile-Driven Analysis
Profile-driven analysis can be used to accomplish two tasks. First, we can obtain lower bounds on
the bitwidth estimates, which can be compared with the estimates obtained using static analysis.
Second, depending on the application, these estimates can be used in the actual system design
instead of the conservative estimates obtained through static analysis techniques. However, the
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bitwidth requirements estimated at each stage using profiling naturally depend on the sample input
images. Based on the analysis done by Torralba et al. [34], we hypothesize that the images taken
from a certain domain, like for example nature, has similar properties, and hence the bitwidth
estimates can be carried over to other images drawn from the same domain.
4.5.1 Integral Bits. The number of integral bits required at a stage i denoted as αi can be obtained
by running the input PolyMage program on a sample distribution of input images. Let α si be the
maximum number of bits required by stage i to represent a pixel from an image sample s . Then
the average number of bits αavдPi required based on a sample set S is
∑
s ∈S α si /|S |. Similarly, the
worst-case number of bits αmaxPi required is maxs ∈Sα si . We can either use α
avдP
i or αmaxPi as
estimates for αi . Even if the estimate does not suit certain images, in many application contexts,
using saturation mode arithmetic results in satisfying the desired output quality metric. Let α IAi
and αZ3RA be the integral bitwidth estimates obtained for stage i through interval analysis and
Z3RA analysis respectively. For the benchmarks we have considered, affine analysis show some
improvements in the range estimates, but it amounts to same bitwidth requirement as with interval
analysis. Hence, throughout the rest of the paper, we consider only interval analysis.
For our experimentation, we used a subset of 200 randomly chosen images from the Oxford
Buildings dataset [2] consisting of 5062 images. The set of 200 images is partitioned into two equal
halves: training and test sets. The training set is used to obtain estimates of integral bitwidths at
various stages through profiling. The test set is used to evaluate the effectiveness of the bitwidth
estimates obtained for quality and power. Figure 7 shows the average cumulative distribution of
the bitwidth required by the integral part of the pixels in stages Ix and Ixy of the HCD benchmark
on the training data set. For example, from Figure 7, we can infer that in stage Ix , 95% of the pixels
require less than 5 bits, and all pixels (100%) can be represented using 8 bits. Table 4 shows the
bitwidth estimates obtained from static and profile-driven analyses for the HCD benchmark.
Table 4. Comparison of integral bitwidth estimates using interval, Z3RA, and profile-guided analyses for HCD.
Fractional bitwidth estimates are also provided in the last row.
HCD
Stage Img Ix ,Iy Ixx ,Iyy Ixy Sxy Sxx , Syy det trace harris
α Z3RA 8 8 13 14 17 16 33 17 33
α IA 8 8 13 14 17 16 33 17 34
αmaxP 8 8 13 14 17 16 30 17 29
αavдP 8 8 13 14 17 16 29 17 29
β 8 5 4 4 3 3 1 1 1
As can be noted from Table 4, the bitwidth estimates from αavдP and αmaxP measures are the
same for all stages except for the det stage. The estimates from the static analysis techniques
match the profile estimates except for the det, trace and harris stages. In general, we expect the
profile estimates to be better for stages that occur deeper in the pipeline. Unlike Optical Flow
benchmark, for HCD, Z3RA analysis performs no better than interval analysis except for a single
bit improvement in stage Harris. Again, we note that the profile estimates also indicate the limit to
which the static analysis techniques can be improved by using more powerful approaches. Profile
information can be easily obtained by executing the HLS C++ program directly without the need
for a heavy weight circuit simulation.
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In the next section, we propose a simple and practical greedy search algorithm to estimate the
number of fractional bits at each stage of the DAG while respecting an application specific quality
constraint.
4.5.2 Fractional Bits (β) Analysis. The number of fractional bits βi required at a stage i depends
on the application and cannot be estimated in an application independent manner similar to the
integral bitwidth analysis. Estimating the optimal number of fractional bits at each stage for a given
application metric turns out to be a non-convex optimization problem in most cases and hence we
propose a simple heuristic search technique that requires a very small number of profile passes.
In the profiling technique, we fix the number of integral bits required at each stage based on
static or profile-driven analysis and increase the precision β uniformly across all stages. For each
value β , we estimate the application-specific error metric. For the HCD benchmark, the error metric
is the percentage of misclassified corners when compared to a design that uses sufficiently long
integral and fractional bits. We can reach an optimal β for a given error tolerance via binary search.
Then we make a single pass on the stages of the DAG in reverse topologically sorted order. At
each stage I , we do a binary search on the number of fractional bits required, βI , starting from the
initial estimate β while retaining the application specific quality requirement. The last row of the
Table 4 shows the fractional bits estimated at each stage of the HCD benchmark. Note that the
later stages of the DAG require fewer bits than those stages which occur earlier in the DAG. This is
due to the fact that errors in earlier stages will have a greater impact as they get propagated to the
downstream stages. Further, our greedy algorithm is optimizing the bitwidths by considering the
stages in the reverse topologically sorted order.
Code specified in PolyMage
(sobel.py)
PolyMage-
HLS compiler
Untuned HLS code (sobel.cpp)
(parameterized by <typ>)
Interval
Analysis
Affine
Analysis
SMT
Analysis
Profile
Analysis
or or or
Fractional
Bitwidth Search
β Analysis
User Error
Specification
sobel.cpp
(with appropriate (α , β) fixed-point
data type chosen for every stage)
HLS Compiler
α Analysis
Fig. 8. Overview of the proposed bitwidth analysis framework.
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4.6 Summary of Bitwidth Analysis Framework
Figure 8 summarizes the proposed bitwidth analysis framework. We can use the PolyMage-HLS
compilation framework first to do a range analysis and estimate the integral bitwidths; then use
the greedy heuristic to estimate the fractional bits required at various stages. For range analysis,
we can use one of interval, Z3RA and profile analysis techniques. For interval analysis, the compiler
generates HLS code where the data types of the variables at various stages of the DAG are intervals.
Then the bitwidth estimates are obtained using the intervals obtained by running the HLS code.
For profile analysis, the compiler generates HLS code wherein the data types of the variables are of
fixed point type with sufficiently large integral and fractional bitwidths. Then HLS code is run on a
sample distribution of input images to arrive at integral bitwidth estimates. For Z3RA analysis, the
compiler generates a constraint system which is solved by an SMT solver, such as Z3, to arrive at
range estimates.
5 EXPERIMENTAL RESULTS
In this section, we present a detailed area, power and throughput analysis when variable fixed-
point data types are used as against floating-point by considering the following four benchmarks:
Harris Corner Detection, Unsharp Mask, Down and Up Sampling, and Optical Flow. Tables 3, 4, 6
and 7 show the integral bitwidth estimates obtained through interval analysis (α IA), Z3RA analysis
(αZ3RA) and profile analysis (αmaxP and αavдP ); and the average fractional bitwidth estimate (β)
obtained through greedy heuristic search algorithm. Table 5 compares the performance of each
benchmark using float data type and bitwidth estimates obtained from different approaches. In
these tables, the Quality column corresponds to an application specific quality metric; the Power
column gives the power when the design operates at a speed specified in the adjacent Clk Period
column; latency columns provide the number of clock cycles required to process an HD image;
the next four columns (BRAM, DSP, FF, LUT, %slices) summarize area usage; the Min Clk Period
column gives the maximum frequency of operation for circuit; and the next two columns give
the throughput and power consumed at the maximum frequency of operation. Figure 10 gives
the split of power usage by various components of an FPGA. Unlike the Optical Flow benchmark,
the integral bitwidth estimates for the benchmarks HCD, USM and DUS using interval and Z3RA
analysis techniques is the same. So we do not provide separate area, power and throughput analysis
for these benchmarks.
We used the Xilinx Zedboard consisting of Zynq-XC7Z020 FPGA device and Xilinx Vivado Design
Suite 2017.2 version to conduct our experiments. The HLS design generated by our PolyMage DSL
compiler is synthesized by the Vivado HLS compiler. All characteristics are reported post Place
and Route. We ran C-RTL co-simulations to generate switching activity (SAIF) file for reporting
detailed power consumption across the design.
5.1 Harris Corner Detection
Table 4 summarizes the integral and fractional bitwidth estimates obtained at each stage of the
HCD benchmark through various analysis techniques. The results in this table are commented
upon in Sections 4.5 and 4.5.2. Figure 9 shows the average percentage of pixels correctly classified
by the HCD benchmark on the test image set by varying the fractional bits uniformly across all the
stages while fixing the integral bitwidth estimates obtained via profiling (αavдPi ). It also contains
estimates of power consumption with varying fractional bits for the Xilinx ZED FPGA board. It can
be noted from the graph that the fractional bits do not affect the accuracy of corner classification,
and we thus get more than 99% accuracy even with zero fractional bits. From this graph, we infer
that one can obtain close to 100% accuracy by using 8 fractional bits uniformly across all the stages.
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Table 5. Power, area and throughput analysis for HCD, DUS, USM andOF benchmarks using float and integral
bitwidth estimates obtained using static and profile-driven analyses. Fractional bitwidths are determined
based on the greedy heuristic search approach.
Analysis Quality Power Clk Latency BRAM DSP FF LUT FPGA slices Min.Clk Max.Throughput Power
(unit) (value) (Watts) (ns) (million) Tiles used (%) (ns) (MPixels/sec) (Watts)
O Float 0.17 0.641 6 2.07 34 168 33366 20520 65.28 5.84 171 0.655
F αZ 3RA AAE 1.60 0.328 6 2.07 20 22 11810 7497 26.20 4.68 214 0.414
α IA (in degrees) 1.60 0.459 6 2.07 42 44 20796 11440 46.32 4.88 205 0.574
αavдP 1.60 0.311 6 2.07 18 22 11496 7212 26.17 4.54 220 0.398
H Float 99.999 0.970 5.5 2.06 32 113 18420 22961 33.01 5.24 190 0.956
C α IA % 99.999 0.263 5.5 2.06 14 12 2902 2724 5.35 4.76 210 0.369
D αavдP 99.999 0.253 5.5 2.06 14 12 2848 2727 5.32 4.68 214 0.357
D Float Inf 0.269 5 6.22 14 54 9150 10061 13.54 4.84 206 0.271
U α IA PSNR Inf 0.159 5 6.22 7 0 5161 2744 3.39 4.26 234 0.166
S αavдP Inf 0.159 5 6.22 7 0 5161 2744 3.39 4.26 234 0.166
U Float 21e-6, 0.05 0.273 4.5 6.22 8 46 7452 9012 12.38 4.33 230 0.288
S α IA classification, 0.05, 0.16 0.169 4.5 6.22 4 2 3010 2984 4.71 4.08 245 0.175
M αavдP rms 0.05, 0.16 0.169 4.5 6.22 4 2 3010 2984 4.71 4.08 245 0.175
We then make a backward pass on the stages of the HCD benchmark to drop the fractional bits
further without any significant loss in accuracy and the row corresponding to β in Table 4 shows
the final fractional bitwidths. Due to space constraint, we do not provide a graph such as Figure 9
for the rest of the benchmarks. We can notice from Table 5 that by using bitwidth estimates from
interval analysis, we obtain 99.999% accuracy with a power consumption of 0.263 W. The power
savings are 3.8× lower when compared with the floating-point design and 4% more when compared
with the profile-estimate based design. The savings on the percentage of FPGA slices used is around
6.2×. From the last 3 columns of the table, we can notice that the fixed-point designs can operate at
a higher frequency achieving better throughput while consuming lesser power.
Figure 10 shows the detailed power analysis for floating-point and fixed-point design. It shows
only the significant components of the dynamic power consumed, and in all the designs, the static
power consumption is around 0.122 W.
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imд blurx blury sharpen mask
Fig. 11. Pipeline DAG structure for USM benchmark.
Stage Img blurx blury sharpen mask
αZ 3RA 8 8 8 10 9
α IA 8 8 8 10 9
αmaxP 8 8 8 10 9
αavдP 8 8 8 10 9
β 0 2 3 4 4
Table 6. Comparison of integral bitwidth estimates
using interval, Z3RA, and profile-guided analyses for
USM. Fractional bitwidth estimates are also provided
in the last row.
5.2 Unsharp Mask (USM)
The Unsharp Mask (USM) benchmark sharpens an input image and its computational DAG is
provided in Figure 11. The input image is blurred across x-axis and y-axis by the stencil stages blurx
and blury successively. Then it passes through the sharpen stage, which is a point-wise computation.
Finally, themasked stage compares each pixel from the output of the sharpen stage with a threshold
value. Depending on whether the pixel value is less than threshold, the corresponding pixel
from either the original input image or the sharpened image is chosen for output. We highlight
an important observation here: even if we make an error in computing a pixel value from the
sharpen stage, as long as it is less than the threshold, the right output pixel is chosen. Based on
this observation, we define an error metric that is the fraction of pixels that were misclassified
in the masked stage due to variable width fixed-point representation as against floating-point
representation. We define a second quality metric that is the root mean squared error between
correctly classified pixel values and their floating-point counterparts.
Table 6 shows the integral and fractional bitwidths required at various stages of the USM
benchmark obtained from static (interval and Z3RA) and profile analyses. It can be noted that the
estimates obtained by the static and profile analyses are the same. Table 5 shows that there is a
factor of 1.6× improvement in power when compared to the floating-point design with negligible
root mean squared error and classification error. With respect to the number of FPGA slices used,
there is a factor of 2.6× improvement. Table 5 also shows the maximum frequency of operation for
each of the designs, the throughput at that level and power consumption. From the last 3 columns
of the table, we can infer that by operating the fixed-point design at a higher frequency, 6% increase
in throughput can be achieved while consuming 1.7x lower power.
5.3 Down and Up Sampling (DUS)
Down and Up Sampling (DUS) benchmark has a linear DAG structure as shown in Figure 12. The
image is first downsampled along the x-axis in stage Dx and is further downsampled along the
y-axis in stage Dy . It is then upsampled again along the x and y axes in the stages Ux and Uy
respectively. For the sake of conciseness, we avoid including the DUS PolyMage code. All four
stages comprise stencil computations.
The integral bitwidths estimated by both the interval and Z3RA analyses is equal to 8 at all the
stages of DUS. We use the same set of training images as that of HCD benchmark for estimating
the integral and fractional bitwidths via profiling. The profile estimates yielded the same integral
bitwidth requirement of 8 at all the stages. We use Peak Signal to Noise Ratio (PSNR) as a quality
metric where the reference image is obtained by using a sufficiently wide data type. We set the
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imд Dx Dy Ux Uy
Fig. 12. Pipeline DAG structure for DUS benchmark.
Stage Img Dx Dy Ux Uy
αZ 3RA 8 8 8 8 8
α IA 8 8 8 8 8
αmaxP 8 8 8 8 8
αavдP 8 8 8 8 8
β 0 3 6 8 10
Table 7. Comparison of integral bitwidth estimates
using interval, Z3RA, and profile-guided analyses for
DUS. Fractional bitwidth estimates are also provided
in the last row.
required PSNR to infinity and the resulting fractional bitwidths determined by our greedy precision
analyzer is shown in the last row of the Table 7. Table 5 shows that there is a factor of 1.7×
reduction in power using tuned fixed-point data types when compared with using floating-point
data type without loss of any accuracy. With respect to area, there is a 4× improvement in terms of
number of slices used. Also, the fixed-point designs use no DSP blocks at all when compared with
floating-point design which uses 54 DSPs. At the peak possible frequency of operation, fixed-point
design achieves 13.6% increase in throughput while consuming 1.6x lesser power.
5.4 Optical Flow (OF)
The Optical Flow (OF) benchmark computes the velocity of individual pixels from an image frame
and its time-shifted version. Our implementation is based on the Horn-Schunck algorithm [14] and
consists of 30 stages. The first 10 stages are pre-processing stages and the last 20 stages are obtained
by repeating a set of five stages for four times. The accuracy of motion estimation can be improved
by repeating the 5-stage set more times. Optical flow is a heavily used image processing algorithm
in many computer vision applications. There have been many efforts in the past to implement
optical flow on FPGAs [4, 8, 38] for power and performance benefits.
Table 3 shows the estimated integral bitwidths required at various stages of the Optical Flow
benchmark. We notice that for stages deeper in the pipeline, the difference between estimates
obtained via interval analysis and profiling are substantial. The profile estimates are obtained from
a training data set and for testing purpose, we use RubberWhale and Dimetrodon image sequences
from the Middlebury dataset [1]. Section 4.4 provides a detailed discussion on this and shows
how the Z3RA analysis can overcome the inadequacies of the interval arithmetic based analyses
techniques and gives estimates which almost match profile estimates. For computing the accuracy,
we use the Average Angular Error (AAE) metric as discussed in [9],[25]. The reference motion
vectors are obtained by using sufficiently wide fixed-point data types at all stages.
It can be noticed from Table 5 that by using bitwidth estimates from Z3RA analysis, we obtain
similar accuracy as profile-driven analysis with a power consumption of 0.328W. The power savings
are 1.9× lower when compared with the floating-point design and 5.4% more when compared with
the profile-estimate based design. The savings on the percentage of FPGA slices used is around
2.5×. From the last 3 columns of the table, we can notice that the Z3RA fixed-point design can
operate at a higher frequency achieving 25% more throughput than the floating point design while
consuming lesser power.
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6 CONCLUSIONS
The input, output and intermediate values generated in many image processing applications have a
limited range. Furthermore, these applications are resilient to errors arising from factors such as
limited precision representation, inaccurate computations, and other potential noise sources. In
this work, we exploited these properties to generate power and area-efficient hardware designs for
a given image processing pipeline by using custom fixed-point data types at various stages. We
showed that domain-specific languages facilitate the application of interval and affine arithmetic
analyses on larger benchmarkswith ease. Further, we proposed a new range analysis technique using
SMT solvers, which overcomes the inherent limitations in conventional interval/affine arithmetic
techniques, when applied to iterative algorithms. The proposed SMT solver based range analysis
technique also uses the DSL specification of the program to reduce the number of constraints and
variables in the constraint system, thereby making it a feasible technique to adopt in practice. Then,
we compared the effectiveness of the static analysis techniques against a profile-driven approach
that automatically takes into account properties of input image distribution and any correlation
between computations on spatially proximal pixels. In addition, the analysis revealed the limit of
possible improvement for any static analysis technique for integral bitwidth estimation. Finally,
to estimate the number of fractional bits, we used uniform bitwidths across all the stages of the
pipeline, and then used a simple greedy search to arrive at a suitable bitwidth at each stage while
satisfying an application-specific quality criterion. Overall, the results effectively demonstrate
how information exposed through a high-level DSL approach could be exploited in practical fixed-
point data type analysis techniques and to perform detailed impact studies on much larger image
processing pipelines than previously studied.
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